As higher resolution data converters that can perform direct IF sampling come to market, system designers need help making performance-versus-cost trade-off decisions on low-jitter clock circuits.